View CLM7660_313364.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DC-to-DC Voltage Converter
CORPORATION
CLM7660
FEATURES DESCRIPTION Calogic CLM7660 DC-to-DC converter will generate a negative voltage from a positive source. The CLM7660 generates -5V in +5V digital systems and with two external capacitors, the device will convert a 1.5V to 10V input signal to a -1.5V to -10V level. Applications include analog-to-digital converters, digital-to-analog converters, operational amplifiers and multiplexers. Many of these systems require negative supply voltages. The CLM7660 allows +5V digital logic systems to incorporate these analog components without an additional main power source. Lower part count, less real estate, ease of use are just a few of the benefits of the CLM7660. ORDERING INFORMATION Part CLM7660CP CLM7660DY PIN CONFIGURATION AND BLOCK DIAGRAM Package 8 Pin DIP 8 Pin SOIC Temperature -40oC to +85oC -40oC to +85oC
* * * * * * * * * *
Converts +5V Logic Supply to 5 System Wide Input Voltage Range . . . . . . . . . . . . . . 1.5V to 10V Low Power Supply. . . . . . . . . . . . . . . . . . . . . . . . . 500A Efficient Voltage Conversion . . . . . . . . . . . . . . . . . 99.9% RS232 Negative Power Supply Low Cost, Simple to Use
APPLICATIONS A-to-D Converters D-to-A Converters Multiplexers Operational Amplifiers
NC CAP + GND CAP -
1 2 CLM7660 3 4
8 7 6 5
V+ OSC LOW VOLTAGE (LV) VOUT
NC = NO INTERNAL CONNECTION
1K-17
V + CAP + 8 2
OSC
7
RC OSCILLATOR
/2
VOLTAGELEVEL TRANSLATOR
4
CAP -
LV
6 5 INTERNAL VOLTAGE REGULATOR LOGIC NETWORK VOUT
3 GND
1B-35
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
CLM7660
CORPORATION
ABSOLUTE MAXIMUM RATINGS Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +10.5V LV and OSC Inputs Voltage (Note 1) . . . . . . . . . . . . . . . . . . . -0.3V to (V++0.3V) for V+ <5.5V + (V -5.5V) to (V++0.3V) for V+ <5.5V Current into LV (Note 1). . . . . . . . . . . . . . . 20A for V+ >3.5V Output Short Duration (VSUPPLY 5.5V) . . . . . . . . Continuous Power Dissipation (Note 2) Plastic DIP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375mW Operating Temperature Range D Suffix. . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40oC to +85oC Storage Temperature Range . . . . . . . . . . . . . -65oC to +150oC Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . +300oC
Static-sensitive device. Unused devices must be stored in conductive material. Protect devices from static discharge and static fields. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS V+ = 5V, TA = +25oC, COSC = 0, Test Circuit (Figure 1), unless otherwise indicated.
SYMBOL I
+
PARAMETER Supply Current Supply Voltage Range, High
MIN 3 3
TYP 80 55 10 98 99.9 1 100
MAX 180 6.5 5 3.5 10 3.5 100 120 300 -
UNIT A V V V V V kHz % % M k RL = 5k RL = V+ = 2V V+ = 5V RL =
TEST CONDITIONS
V+H1
0oC TA +70oC, RL = 10k, LV Open -55oC TA +125oC, 10k, LV Open Min TA Max, RL = 10k, LV to GND Min TA Max, RL = 10k, LV Open Min TA Max, RL = 10k, LV to GND IOUT = 20mA, TA = 25oC IOUT = 20mA, 0oC TA +70 oC (C Device) V+ = 2V, IOUT = 3mA, LV to GND 0 oC TA +70oC
V+L1 V+H2 V+L2 ROUT
Supply Voltage Range, Low (DX Out of Circuit) Supply Voltage Range, High (DX In Circuit) Supply Voltage Range, Low (DX In Circuit) Output Source Resistance
1.5 3 1.5 -
fOSC PEF VOUT EF ZOSC
Oscillator Frequency Power Efficiency Voltage Conversion Efficiency Oscillator Impedance
95 97 -
NOTES: 1. Connecting any input terminal to voltages greater than C+ or less than GND may cause destructive latch-up. It is recommended that no inputs from sources operating from external supplies be applied prior to "power up" of the CLM7660. 2. Derate linearly above 50oC by 5.5mW/ oC.
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
CLM7660
CORPORATION
CIRCUIT DESCRIPTION The CLM7660 is an excellent voltage doubler, the device has all the characteristic with the exception of two inexpensive 10F polarized electrolytic external capacitors. Figure 3 demonstrates the most effective means of using the device as a voltage doubler. Capacitor C1 is charged to a voltage, V+, for the half cycle when switches S1 and S3 are closed. (Note Switches S2 and S4 are open during this half cycle.) During the second half of the operation, switches S2 and S4 are closed, with S1 and S3 open, thereby shifting capacitor C1 negatively by V+ volts. Charge is then transferred from C1 to C2, such that voltage on C2 is exactly V+, asumming ideal switches and no load on C2. The four switches in Figure 3 are MOS power switches, S1 is a P-Channel device, S2, S3 and S4 are N-Channel devices. The major challenge with this approach while integrating the switches, the substrates of S3 and S4 must always remain reversed-biased with respect to their sources, but not so much as to degrade their ON-resistances. In addition, at circuit start-up, and under short circuit conditions (VOUT=V+), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this will result in high power losses and probable device latch-up. The above problem is eliminated in the CLM7660 by a logic network which senses the output voltage (VOUT) together with the level translators, and switches the substrates of S3 and S4 to the correct level to maintain necessary reverse bias. The voltage regulator portion of the CLM7660 is an integral part of the anti-latch-up circuitry. Its inherent voltage drop can degrade operation at low voltages. To improve low-voltage operation, the LV pin should be connected to GND, disabling the regulator. For supply voltages greater than 3.5V, the LV terminal must be left open to ensure latch-up proof operation and prevent device damage. THEORETICAL POWER EFFICIENCY CONSIDERATIONS In theory, a voltage multiplier can approach 100% efficiency if certain conditions are met: 1. The drive circuitry consumes minimal power. 2. The output switches have extremely low ON-resistance and virtually no offset. 3. The impedances of the pump and reservoir capacitors are negligible at the pump frequency. When larger values of C1 and C2 are used, the CLM7660 approaches the above conditions for negative voltage multiplication. Energy is lost only if the transfer of the charge between capacitors if a change in voltage occurs. The energy lost is defined by: E=1/2C1 (V12-V22) During the pump and transfer cycles V1 and V2 are the voltages on C1. If the impedances of C1 and C2 are high at the pump frequency (see Figure 3), compared to the value of RL, there will be a substantial difference in voltages V1 and V2. The most optimum selection would be to make C2 as large as possible to eliminate output voltage ripple, and to utilize a large value for C1 to achieve maximum efficiency of operation. OPERATIONAL RULES: Never exceed maximum supply voltages. Never connect LV terminal to GND for supply voltages over 3.5V. Never short circuit the output to V+ supply voltages above 5.5V for extended periods; however, transient conditions including start-up are acceptable. For polarized capacitors, the + terminal of C1 must be connected to pin 2 of the CLM7660 and the + terminal to of C2 must be connected to GND. For high-voltage, elevated temperature applications add a diode DX (reference Figure 1). The 1N914 diode is an appropriate choice.
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
CLM7660
CORPORATION
FIGURE 1. CLM7660 TEST CIRCUIT
IS 1 2 C1 10F + 3 4 CLM7660 6 5 D X** VO
1K-11
FIGURE 2. CHIP TOPOGRAPHY
8 7 C OSC * RL IL
V+ (+5)
GND CVOUT LV
C+
+
C2 10F
NOTES: * For large values of COSC (>1000pf), the values of C1 and C2 should be increased to 100F. ** DX is required for supply voltages greater than 6.5V at -55o TA +70oC. Refer to performance curves for additional information.
OSC
V8
DIE SIZE = 81.5 x 57.5 (mm)
1L-05
FIGURE 3. IDEALIZED SWITCHED CAPACITOR
V+ S1 S2
FIGURE 4. SIMPLE NEGATIVE CONVERTER
V+
C1
C1 10F +
1 2 CLM7660 3 4
8 7 6
DX VOUT * C2 10F
GND S3 S4
C2 V OUT = -VIN
1K-05
+ 5
*NOTES: 1. VOUT = -n V+ for 1.5V V+ 6.5V. 2. VOUT = -n (V+ -VFDX) for 6.5V V + 10V.
1K-12
FIGURE 5. PARALLELING DEVICES LOWERS OUTPUT IMPEDANCE
V+ 1 2 CLM7660 C1 3 4 "1" 6 5 DX
1K-06
8 7 1 2 CLM7660 C1 3 4 "n" 6 5 8 7 DX RL
+
C2
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
CLM7660
CORPORATION
FIGURE 6. INCREASED OUTPUT VOLTAGE BY CASCADING DEVICES
V+ 1 2 + 10F 3 4 "1" CLM7660 6 5 DX + 10F 3 4 "n" 2 CLM7660 6 5 7 DX VOUT * 10F +
*NOTES: 1. VOUT = -n V+ for 1.5V V+ 6.5V. 2. VOUT = -n (V+ -VFDX) for 6.5V V + 10V.
8 7 1 8
1K-07
FIGURE 7. EXTERNAL CLOCKING
V+ 1 2 + 10F 3 4 CLM7660 6 5 8 1k 7 DX VOUT 10F +
1K-08
FIGURE 8. LOWERING OSCILLATOR FREQUENCY
V+
V+ 1
CMOS GATE
8 C OSC 7 CLM7660 6 5 C2 DX VOUT
2 + C1 3 4
+
1K-09
FIGURE 9. POSITIVE VOLTAGE MULTIPLIER
FIGURE 10. COMBINED NEGATIVE CONVERTER AND POSITIVE MULTIPLIER
V+ 1 2 CLM7660 3 4 6 5 + C1 8 7 D1
V+ 1 8 7 CLM7660 3 6 5 +
VOUT = -(V+- VF ) C3
D2 +
VOUT =
(2V+ ) - (2VF )
C2
1K-10
2
DX
D1
+
+ C1
4
D2
VOUT = (2V + ) - (2VF )
+ C4
C2
1J-49
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
CLM7660
CORPORATION
FIGURE 11. POSITIVE VOLTAGE CONVERSION
VOUT = -V - 1 2 C1 10F + 3 4
1J-50
FIGURE 13A. FIXED POWER SUPPLY OPERATION OF CLM7106 A-D
8 + 7 CLM7660 6 5 V - INPUT 1M 10F
+5V
1
LCD DRIVE
CA1004 REF IN REF LO 36
35 32 31
V
+
FIGURE 12. SPLITTING A SUPPLY IN HALF
V+ + R L1 50F 1 2 VOUT = V -V 2 R L2
+ -
CLM7106 3-1/2 DIGIT A-D
COM IN HI IN LO
30
VIN
8
2
7 CLM7660 3 100k 100k 4 6 5 1M + 50F
8
V+
5 (-5V)
26
+ 10mF 4 3 +
CLM7660
10mF
1K-02
+ 50F V-
1K-01
FIGURE 13B. NEGATIVE POWER SUPPLY GENERATION FOR 3 1/2 DIGIT A-D
+
2 CLM7660
4 8
+5V
3
5 1 V+ + 26 V- REF IN REF LO COM LED DRIVE CLM7107A 3-1/2 DIGIT A-D IN HI IN LO COMMON ANODE LED DISPLAY GND 21
1K-03
36 35 32 31 30 VIN
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
CLM7660
CORPORATION
FIGURE 14. CLM7660 SUPPLIES -5V FOR CONVERTERS IN MICROPROCESSOR-CONTROLLED DATA ACQUISITION SYSTEMS
10F
+
+5V 8
2 CLM7660 5
4 3
20k CA1004 100k V 2 REF IN 11
+
-5V 1 V
-
+
+5V 10F B1 B2 B4 B8 OR UR POL D5 STROBE RUN/HOLD D1 BUFF OUT D2 D3 4-1/2 DIGIT A-D=7135 DIGITAL GND 24 D4 BUSY 13 14 15 16 27 28 23 12 26 25 20 19 18 17 21 2 3 4 5 6 7 8 9 40 39 PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 CA1 CA2 RS0 RS3 CS1 CS2 NC NC NC NC NC SY6522 PB0-PB7 RESET R/W O2 IRQ D0 20 DATA BUS
6502 P BUS
100k + ANALOG INPUT - 0.1F
1F
0.47F
1F
3 ANALOG COMMON 10 + INPUT 9 - INPUT 7 REF CAP - 8 REF CAP+ 4 INT OUT 5 6 AZ IN
. . . . . . . .
ADDRESS BUS
D7 CONTROL BUS
ADDRESS DECODER
100k
CLOCK IN
22 CLOCK INPUT f = 120kHz
VSS 1
1K-04
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025
CLM7660
CORPORATION
PERFORMANCE CURVES
OUTPUT VOLTAGE vs OUTPUT CURRENT
0V 2V -1V -2V -3V 5V -4V -5V -6V -7V 10V -8V -9V -10V 10 20 30 40 50 60 OUTPUT CURRENT (mA)
OUTPUT VOLTAGE
100% 90%
@ 5V EFFICIENCY vs OSCILLATOR FREQUENCY (5mA) 92 95
300A 200A 100A
O
vs ) D ON PTI LOA SUMY (NO N CO ENC ER U OW FREQ VP @ 5 ATOR LL SCI
7.4
12.6
70
1K-13
1 5 10 OSCILLATOR FREQUENCY (kHz)
1K-14
OUTPUT RESISTANCE vs SUPPLY VOLTAGE
OUTPUT RESISTANCE
200
100
0
5V INPUT VOLTAGE
10V
1K-15
CALOGIC CORPORATION, 237 Whitney Place, Fremont, California 94539, Telephone: 510-656-2900, FAX: 510-651-3025

▲Up To Search▲

Price & Availability of CLM7660

	To Download CLM7660 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .